
2000 Microchip Technology Inc.
Preliminary
DS41124C-page 95
PIC16C745/765
12.1
A/D Acquisition Requirements
For the A/D converter to meet its specified accuracy,
the charge holding capacitor (CHOLD) must be allowed
to fully charge to the input channel voltage level. The
source impedance (RS) and the internal sampling
switch (RSS) impedance directly affect the time
required to charge the capacitor CHOLD. The sampling
switch (RSS) impedance varies over the device voltage
offset voltage at the analog input (due to pin leakage
current).
The maximum recommended impedance for ana-
log sources is 10 k
. After the analog input channel is
selected (changed), the acquisition must pass before
the conversion can be started.
To
calculate
the
minimum
acquisition
time,
that 1/2 LSb error is used (512 steps for the A/D). The
1/2 LSb error is the maximum error allowed for the A/D
to meet its specified resolution.
To calculate the minimum acquisition time, TACQ, see
the PICmicro Mid-Range MCU Family Reference
Manual (DS33023). In general, however, given a max
of 10k
and a worst case temperature of 100°C, TACQ
will be no more than 16sec.
FIGURE 12-2: ANALOG INPUT MODEL
EQUATION 12-1:
ACQUISITION TIME
CPIN
VA
Rs
ANx
5 pF
VDD
VT = 0.6V
I leakage
RIC
≤ 1k
Sampling
Switch
SS RSS
CHOLD
= DAC capacitance
VSS
6V
Sampling Switch
5V
4V
3V
2V
5678 9 10 11
(k
)
VDD
= 51.2 pF
± 500 nA
Legend
CPIN
VT
I leakage
RIC
SS
CHOLD
= input capacitance
= threshold voltage
= leakage current at the pin due to
= interconnect resistance
= sampling switch
= sample/hold capacitance (from DAC)
various junctions
TACQ
=
Amplifier Settling Time +
Hold Capacitor Charging Time +
Temperature Coefficient
TAMP + TC + TCOFF
TAMP = 5
S
TC = - (51.2pF)(1k
+ RSS + RS) In(1/511)
TCOFF = (Temp -25
°C)(0.05S/°C)
745cov.book Page 95 Wednesday, August 2, 2000 8:24 AM